Memory architecture - PDFSEARCH.IO - Document Search Engine

Memory architecture
Results: 1714

#	Item
41	Review of last lecture  Architecture case studies  Memory performance is often the bottleneck  Parallelism grows with compute performance Add to Reading List Source URL: spcl.inf.ethz.ch Language: English - Date: 2014-10-12 15:57:01 Computing Computer architecture Computer memory Transaction processing Concurrency Cache coherency MESI protocol Memory ordering Consistency model Cache coherence Linearizability Memory barrier
42	Servet: A Benchmark Suite for Autotuning on Multicore Clusters Jorge Gonz´alez-Dom´ınguez, Guillermo L. Taboada, Basilio B. Fraguela, Mar´ıa J. Mart´ın, Juan Touri˜no Computer Architecture Group Department of Ele Add to Reading List Source URL: www.des.udc.es Language: English - Date: 2010-07-14 07:49:10 Computing Computer architecture Computer engineering Cache Computer memory Cache hierarchy Multi-core processor Xeon Memory hierarchy Intel Core CPU cache Cache memory
43	For Immediate Release New $100 Entry-Level COM & Memory Doubling for Gumstix Overo™ Computer-On-Module Series San Jose, California, (September 20, 2011): To their Overo Computer-On-Module (COM) series, Gumstix, Inc. ad Add to Reading List Source URL: www.gumstix.com Language: English - Date: 2013-09-18 18:36:44 Computing Computer architecture Computer hardware Embedded systems Embedded Linux Linux-based devices Single-board computers Motherboard Computer-on-module OMAP Gumstix Flash memory
44	PostgreSQL Performance Tuning Add to Reading List Source URL: momjian.us Language: English - Date: 2016-06-19 09:39:37 Computing Software Computer architecture Computer memory Cache Central processing unit C POSIX library Sync Disk buffer CPU cache Page cache PostgreSQL
45	Managing multicore caches Silas Boyd-Wickizer, Robert Morris, Nickolai Zeldovich, M. Frans Kaashoek What this talk is about ● Add to Reading List Source URL: hpts.ws Language: English - Date: 2012-04-19 12:03:41 Computing Computer memory Computer architecture Computer hardware Computer engineering Cache CPU cache Multi-core processor Dynamic random-access memory Random-access memory Cache hierarchy Cache memory
46	HSA MEMORY MODEL HOT CHIPS TUTORIAL - AUGUST 2013 BENEDICT R GASTER WWW.QUALCOMM.COM OUTLINE Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-08-23 14:14:22 Computing Software engineering Computer architecture Parallel computing Computer memory GPGPU Compiler construction Programming language design Consistency model Sequential consistency HSA Foundation Memory model
47	Design of Parallel and High-Performance Computing Fall 2014 Lecture: Memory Models Motivational video: https://www.youtube.com/watch?v=tW2hT0g4OUs Add to Reading List Source URL: spcl.inf.ethz.ch Language: English - Date: 2015-10-04 17:36:16 Computing Concurrent computing Computer architecture Cache coherency Parallel computing Transaction processing Computer memory Cache coherence MESI protocol Sequential consistency Consistency model Cache
48	It’s Time for Low Latency Steve Rumble, Diego Ongaro, Ryan Stutsman, Mendel Rosenblum, John Ousterhout Stanford University Add to Reading List Source URL: www.usenix.org Language: English - Date: 2011-05-10 12:45:31 Computing Computer architecture Computer networks Supercomputers Software Remote direct memory access InfiniBand IWARP Latency PCI Express Low latency Linux kernel
49	Information Technology Solutions MiMagic 3 Application Processor Product Highlights The MiMagic 3 (NMS7210) Applications Add to Reading List Source URL: www.neomagic.com Language: English - Date: 2014-04-28 16:07:52 Microcontrollers Computing Computer architecture Computer hardware NeoMagic Synchronous dynamic random-access memory JTAG USB Atmel AVR TI MSP430
50	PDF Document Add to Reading List Source URL: pact09.renci.org Language: English - Date: 2009-09-09 22:47:18 Computing Concurrent computing Computer architecture Parallel computing Concurrency control Transaction processing Transactional memory Computer memory Software transactional memory Multiprocessing Cell

UPDATE